



2827

TRANSMITTAL LETTER
(General - Patent Pending)

Docket No.
BUR920000228US1

In Re Application Of: **Malinowski et al.**

Serial No. 09/683,027	Filing Date 11/9/01	Examiner Thai, Luan C.	Group Art Unit 2827
---------------------------------	-------------------------------	----------------------------------	-------------------------------

Title: **DUAL CHIP STACK METHOD FOR ELECTRO-STATIC DISCHARGE PROTECTION OF INTEGRATED CIRCUITS**

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is:

Response to Restriction Requirement

in the above identified application.

- ☒ No additional fee is required.
- ☐ A check in the amount of _____ is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. **09-0456(IBM)** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.

RECEIVED
MAY - 7 2002
TECHNOLOGY CENTER 2800

Jack P. Friedman
Signature

Dated: 05/01/2002

Jack P. Friedman
Reg. No. 44,688
Schmeiser, Olsen & Watts
3 Lear Jet Lane, Suite 201
Latham, NY 12110
(518) 220-1850

I certify that this document and fee is being deposited on 5/1/02 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Kim Dwileski
Signature of Person Mailing Correspondence

Kim Dwileski

Typed or Printed Name of Person Mailing Correspondence

CC: